I. INTRODUCTION
The distributed amplifier (DA) has been firmly established for two decades in the design of amplifiers spanning multi-octave bandwidths [l), [2] . The advantages of this type of amplifier are flat gain, flat group delay, low noise figure and low voltage standing wave ratio performance over broad bandwidths. The key applications for this type of amplifier are warfare electronics and digital optical communications.
The main disadvantage of the DA is the high number of devices per unit gain. The cascaded single-stage distributed amplifier (CSSDA) matches the bandwidth of the DA, but by cascading single stages increases the gain significantly [3], [4] . This technique relies upon computer optimization techniques to meet the final design specification, but this non-scientific method is costly in terms of design hours.
The technique proposed herein allows the synthesis of multistage amplifiers to within a close tolerance of the initial design specifications without reliance on computer optimization. The amplifier response can be fully specified using Butterworth, Chebyshev, Bessel or other all-pole approximations to the ideal low-pass response.
SYNTHESIS PROCEDURE
The schematic of a simple equivalent circuit model (ECM) for a GaAs MESFET is shown in Fig. 1 . The transfer function of this circuit is given by: and the 3dB cutoff frequency for the MESFET is therefore:
It is well known that the bandwidth of the amplifier can be extended and the gain flattened by adding a series inductor to the gate of the MESFET.
The transfer function now becomes second order with two complex conjugate transmission poles, i.e. Table I . Solving (4) and (6) for L, and C,, respectively yields the prototype circuit element values for the chosen approximation.
R, L, = 2cy
Once the prototype circuit is known, it is scaled in frequency to suit the MESFET used. The cut off frequency is given by: where C;, is the gate source capacitance of the MES-FET. Comparing (9) with (2) demonstrates that W3dB is increased by a factor 2a/w%. The schematic for an amplifier with n-stages is presented in Fig. 3 and the transfer function is given by:
Schematic of a n-stage amplifier with matching inductors L g , .
where Fib) = (1 +PC,,l +p2Cp1L,d
(11)
The denominator of the transfer function in (10) contains n quadratic factors; each quadratic factor is con- It is therefore possible to synthesize such an amplifier topology to exhibit a prescribed transfer function. A nstage amplifier will contribute n pairs of complex conj u g a t e transmission poles, its each stage will c o n t r i b u t e one isolated pair. It is possible to control the amplifier response through the choice of poles that each stage contributes. For example, a two stage design has two possible realisations. The first stage may contribute the poles closest to the jw-axis for maximum gain, or the poles closest to the 0-axis for maximum bandwidth.
In general for n-stages there are (n-1)n permutations. The order of the approximation required is 2n, so for two stages a fourth order all-pole approximation is realisable.
COMPARISON WITH CASCADED SINGLE STAGE DISTRIBUTED AMPLIFIER
The DC performance of the DA, CSSDA and synthesis method is now compared. The equations describing DC forward available gain, G,,, for each using ideal lossless n-stage devices are given in Table 11 . It can be seen from Table I1 that in order for the CSSDA to achieve higher gains than the DA, the following inequality relationship must be satisfied [4] : (14) n -f i
Zint 2 -Sm It has been demonstrated that the CSSDA provides more gain per device than the DA [3] . The synthesis method realises 12dB more gain than the CSSDA for identical interstage impedances. This is due to the input and output matching of the CSSDA. Input and output match can also be achieved in the synthesis design, at a cost of 12 dB gain, but this is beyond the scope of this paper. Accounting for the loss in gain due to matching, we now compare the gain bandwidth products (GBW) for the two amplifiers. The radian cut-off frequency of the CSSDA is given by [7] 2 149.9R 2 4 3 2 0 (15) 2 w, = -CgsR, and therefore the GBW product for the CSSDA is:
and for the synthesis method from (9) and Table 11 , the GBW product is:
Comparing (16), (17) and allowing for 12 dB more gain from the unmatched synthesised amplifier demonstrates that for the CSSDA to have a larger GBW product than the synthesis amplifier, the following must hold: Table I11 indicates the GBW advantage of the synthesis amplifier when compared to the CSSDA and therefore the CDA. The results are for Butterworth and Chebyshev amplifiers designed for maximum GBW product. In practice Chebyshev amplifiers above two-stages cannot be realised due to the large values of Rds required (2 400R). 
IV. DESIGN EXAMPLE
A NE71083 GaAs MESFET was used as the active device in a Butterworth two-stage amplifier design. The first stage in the design is to characterize the MES-FET using a very simple ECM. This can be determined from manufacturers or measured S-parameters of the device using well known techniques [8] . The ECM used is shown in Fig. 4 and the circuit element values are given in Table IV. The prototype circuit is then determined using (7), (8), (13) and Table I ; Rsl = R, + Ri, R,i = anti 4-Ri: f3dB = 4.27 G H z (9): and the circuit elements are scaled in frequency and impedance. Table V tabulates the prototype and scaled circuit element values. The DC gain is given by (10) for the two-stage amplifier using the NE71083, lSzl(O)ldB = 26dB. In practice parasitic elements and feedback will degrade the optimum performance.
V. SIMULATION RESULTS
The simple unilateral ECM, shown in Fig. 4 , was used as the active device in an ideal simulation along with lumped matching componenets. This was then compared to the same design using the NE71083 manufacturer's linear s-parameters and non-ideal matching components.
The synthesis technique in the ideal case produces a fourth order Butterworth response with a gain of 26dB as predicted and a BWsdB of 4.27 GHz. The response is degraded from the ideal when linear s-parameters, non-ideal circuit elements and FET bias are included in the simulation, see Fig. 5 . This is to be expected as parasitic and feedback elements were not accounted for in the synthesis procedure, and neither were the practical realisation of matching inductors and shunt resistance. However the response exhibits a gain of 18 f 1dB over a B W 3 d e of 1 to 4.27 GHz.
VI. MEASUREMENT RESULTS
The amplifier gain was measured as 14 f 1dB over a B W~~B of 1 to 4.1 GHz (see Fig. 5 ). The discrepancy between simulated and measured results is due to the FET characterisation method. The MESFET is currently being characterised using a test fixture that reproduces the circuit environment found in the amplifier realisation; it is believed closer predicted and measured performance will follow. No tuning was necessary to achieve this response.Gain 2 20dB is measured at low frequencies; this is explained by DC blocking capacitors increasing Rint. An alternative bias topology will allow low frequency operation.
VII. CONCLUSION
The theoretical development of a simple filter synthesis technique applied to the design of multistage broadband amplifiers has been presented. This method has been proven correct through simulated and measured results of a proof-of-concept Butterworth twostage amplifier. The technique can, in theory, be extended to any bandwidth and gain required by the de- signer, provided suitable MESFETs are available. The technique is particularly suited to MMIC amplifier design where associated parasitic components are minimal, and large bandwidths are theoretically achievable. Any all-pole transfer function may be realised using this technique, making it particulary useful in realising amplifiers for digital optical communications where flat group delay is desired. Input and output matching may also be improved by utilising all-pass networks at the input and output, although 6dB loss will occur for each.
